


# How far can we push Si CMOS? What lies beyond?

Prof. Krishna Saraswat


Department of Electrical Engineering  
Stanford University  
Stanford, CA 94305  
saraswat@stanford.edu

## Physical Limits in Scaling Si MOSFET




**Net result:** Bulk-Si CMOS device performance increase commensurate with size scaling is unlikely beyond the 65 nm node

# Bulk-Si Performance Trends




MOSFET in Bulk Si



- Maintaining historical CMOS performance trend requires new semiconductor material and structures by 2008-2010...
- Earlier if current bulk-Si data do not improve significantly



# Nanotechnology Eras




## Extending CMOS

- Novel transistor structures and materials integration can extend *commensurate* CMOS scaling beyond planar bulk-Si solutions:
  - Improved Electrostatics and Contacts
    - Double-gate or surround-gate
    - Schottky source/drain
  - Improved Materials Properties
    - High mobility materials (e.g. strained Si/SiGe/Ge, etc.)
- Extended CMOS functionality via new Integration Technologies
  - 3-D Integration (Billions of transistors on a chip)
- Exploration of *new frontier* devices
  - *Alternatives compatible with silicon*

## New Structures and Materials for Nanoscale MOSFETs

### CURRENT BULK MOSFET



**Problem 1: Poor Electrostatics**  $\Rightarrow$  increased  $I_{off}$

**Solution: Double Gate**

- Retain gate control over channel
- Minimize OFF-state drain-source leakage

**Problem 2: Poor Channel Transport**  $\Rightarrow$  decreased  $I_{on}$

**Solution - High Mobility Channel**

- High mobility/injection velocity
- High drive current and low intrinsic delay

**Problem 3: S/D Parasitic resistance**  $\Rightarrow$  decreased  $I_{on}$

**Solution - Metal Schottky S/D**

- Reduced extrinsic resistance

**Problem 4: Gate leakage increased**

**Solution - High-K dielectrics**


- Reduced gate leakage

**Problem 5: Gate depletion**  $\Rightarrow$  increased EOT


**Solution - Metal gate**

- High drive current


### FUTURE MOSFET







# Evolution of MOSFET Structures



# Evolution of MOSFET Structures





# Fully Depleted SOI FET



J. Chen et al., Symp. VLSI Tech., 1999.

# Ultra-Thin Body Single vs. Double Gate SOI



- Can be used as a second gate
- Not the ideal structure for double gate



H.-S. P. Wong, et al., p. 407, IEDM 1998.

- In DG MOS better electrostatic control of the channel  
⇒ Reduced short channel effects


Wong, et al. IEDM 1998

# Double-Gate FET

- ~2X current drive for the same device width
- Very thin (5 nm) undoped channel  $\Rightarrow$  better electrostatic control
  - Steeper subthreshold slope - approaching 60 mV/dec
  - Short-channel effect control feasible down to 20 nm
  - May tolerate a thicker gate oxide for the same channel length
- Gate workfunction tuning needed for  $V_t$  control (for undoped channel)
- Steep lateral source/drain doping profile is required
- Parasitic source resistance
  - Source/drain fan-out and contact - an integral part of the device structure




$t_{Si}$	$L_{MIN}$	$L_{NOM}$
5 nm	17 nm	22 nm
10 nm	27 nm	37 nm




• H.-S. P. Wong, D. Frank, P. Solomon, p. 407, IEDM 1998.



## Effect of Extrinsic Resistance on Double Gate FETs



$$I_d = K \cdot (V_g - V_{th} - I_d R_s)^\alpha$$




- Ultrathin body  $\Rightarrow$  higher series resistance
- More severe effect in Double-Gate FET
  - Twice  $I_d$  flows through same  $R_s \Rightarrow$  higher series drop
- Degradation in  $I_{ON}$
- **Need to reduce parasitic resistance**




Shenoy and Saraswat, IEEE Trans. Nanotechnology, Dec. 2003

## Effect of Extrinsic Resistance on Double Gate MOSFETs



- Extrinsic resistance reduces gate overdrive  $\Rightarrow$  performance limiter in ballistic FETs
- Doping profile too gradual:  $\Rightarrow$  dopants spill into channel  $\Rightarrow$  worse SCE
- Doping profile too abrupt:  $\Rightarrow$  large series resistance in extension tip
- Extrinsic (S/D) resistance may limit performance in future ultrathin body DGFETs


## Non Planar MOSFETs



# Why Germanium MOS Transistors?

## Electronic Properties:

- More symmetric and higher carrier mobilities (low-field)
  - ⇒ More efficient source injection (due to lighter  $m^*$ )
  - ⇒ ↓ CMOS gate delay
- Smaller energy bandgap
  - ⇒ Survives  $V_{DD}$  scaling
  - ⇒ ↓  $R$  with ↓ barrier height
- Lower temperature processing
  - ⇒ 3-D compatible



# CMOS Performance Boost with Ge

Drive Current & Gate Delay:


$$I_{ON} = \frac{W}{L_{gate}} \times Q_{inv} \times v_{inj}$$

$$\frac{C_{LOAD} V_{DD}}{I_D} = \frac{L_{gate} \times V_{DD}}{(V_{DD} - V_T) \times v_{inj}}$$

Ballistic Ratio Comparisons:  
(from Monte Carlo simulations)

	Si <100>	Ge <100>	Ge <111>
n-MOS	0.68	0.78	0.76
p-MOS	0.48	0.70	0.56

MOSFET Channel Energy Band:



(Lundstrom et al., 2001, Purdue)

$$\mathcal{T} = \frac{\lambda_0}{l + \lambda_0}$$

$$\lambda_0 \propto \tau_0 \propto \mu_{low-field}$$

## Problems With Ge

### Problems #1: Ge Surface Passivation

- The native oxide passivation on Ge surface is not stable enough either during fabrication or in the end-product

#### Solution:

- **High-κ** dielectrics are deposited on Si, why not on Ge?


### Problem #2: Ge Wafers as a Substrate?

- Ge substrate not easy to handle and not easily available
- Si will continue to be the main substrate due to its overall excellent properties

#### Solution:

- Heterogeneous integration of Ge on Si.


## Heteroepitaxial Growth of Ge on Si




**With H<sub>2</sub> anneal dislocations are confined to the Si/Ge interface leaving defect free top Ge layers.**

# High Mobility Ge FETs with High-k


HR-XTEM



Gate Leakage



Mobility





## Key Results

- Passivation of Ge with  $\text{GeO}_x\text{N}_y$ ,  $\text{ZrO}_2$  and  $\text{HfO}_2$
- n and p dopant incorporation
- 1<sup>st</sup> demo of Ge MOSFETs with metal gate and hi-k
- p-MOSFET with 3× mobility vs. Hi-k Si
- n-MOSFET demonstrated but mobility low



Chui, Kim, McIntyre and Saraswat, IEDM 2003

# Ge nanowires synthesized by low temperature CVD


Cold-Wall NW Growth Reactor



- Vapor-Liquid Solid (VLS) mechanism uses super saturated liquid eutectic to locally deposit Si.
- Growth mechanism: wires grow as the catalytic end moves
- Size of the wire is decided by the size of the nano particle
- 10-20 nm single crystal Ge wires
- CVD temperature: 275 - 400°C




## Ge Nanowire Growth




- No control over the overall growth direction
- Individual wires are single crystal and grow along  $\langle 110 \rangle$  direction

## Ge Nanowire FET with High K gate dielectric


Top view SEM



Ge NW MOSFET



ALD HfO<sub>2</sub> Coating of Ge NW




- 10-20 nm single crystal Ge wires
- CVD temperature: 275 °C
- Initial fabricated transistor shows great promise  $\mu_p \sim 500$
- 3D integrable technology

**Key Challenge: Controlled growth**


Ref. Wang, Wang, Javey, Tu, Dai, Kim, McIntyre, Krishnamohan, and Saraswat, Appl Phys. Lett, 22 Sept. 2003

## Center Channel Double/Surround Gate FET

### Conventional DG Depletion-Mode DG



### Schred: 1-D Poisson-Schrodinger simulations



### Transport:

- Zero E-field by symmetry of DG structure
- Reduced scattering due to perpendicular E-field
- Natural fan-out (lower  $R_{\text{parasitic}}$ )

### Technology integration:

- Easier integration with high-k materials
- Fully utilizes excellent transport properties of materials like Ge, SiGe, strained Si etc.

### Electrostatics:


- Excellent control of short channel effects due to DG structure
- Excellent sub-threshold slope
- Very low DIBL and  $V_{\text{th}}$  roll-off

### High performance devices:


- High mobility channels leading to very high drive currents
- Very high switching speeds
- Very high cut-off frequencies
- Lower power dissipation



## Epitaxial Growth of Vertical Nanowires



<111> oriented Si NWs on (111) Si




Yiyang Wu et al., Chem. Eur. J., 2002, 8, 1261

Si nanowires grow epitaxially on a (111) Si plane





## Mobility Enhancements in Strained-Si MOSFETs






- For substrate Ge fraction  $x < 30\%$
- NMOS  $I_{dsat}$  enhanced  $\sim 1.5X$  and
  - PMOS  $I_{dsat}$  enhanced only  $\sim 1.15X$


Strained Si channel with high mobility



## Enhanced Hole mobility for Uniaxial Strained-Si




Hole mobility for uniaxial strained-Si introduced by  $Si_{1-x}Ge_x$  in the source/drain.



Simplified hole valance band structure for longitudinal in-plane direction. (a) Unstrained and (b) strained-Si.


## Center Channel Double Gate Heterostructure FET

Krishnamohan and Saraswat




## Two kinds of transistors

### Junction S/D MOSFET



### Schottky S/D MOSFET






#### Possible advantages of Schottky S/D MOSFET

- Better utilization of the metal/semiconductor interface
  - Possible option to overcome the higher parasitic resistance
- Modulation of the source barrier by the gate
  - High  $V_g \Rightarrow$  barrier thin  $\Rightarrow$  tunneling current  $\uparrow \Rightarrow I_{ON} \uparrow$
  - Low  $V_g \Rightarrow$  barrier thick  $\Rightarrow$  tunneling current  $\downarrow \Rightarrow I_{OFF} \downarrow$
- Better immunity from short channel effects

#### Possible Disadvantage

- $I_{ON}$  reduction due to the Schottky barrier

## PN Junction vs. Schottky S/D Si DGFET Simulations



Low barrier height metal/semiconductor contacts required to achieve high  $I_{ON}$  and low  $I_{OFF}$

R. Shenoy, PhD Thesis, 2004





Saraswat Stanford University

29

Saraswat - EE311/Future Devices

## Schottky Barrier MOSFET



Possible advantages

- Better utilization of the metal/semiconductor interface
  - Possible option to overcome the higher parasitic resistance
- Modulation of the source barrier by the gate
  - High  $V_g \Rightarrow$  barrier thin  $\Rightarrow$  tunneling current  $\uparrow \Rightarrow I_{ON} \uparrow$
  - Low  $V_g \Rightarrow$  barrier thick  $\Rightarrow$  tunneling current  $\downarrow \Rightarrow I_{OFF} \downarrow$
- Better immunity from short channel effects

Disadvantage

- Tradeoff between short channel effect vs.  $I_{ON}$  reduction due to the Schottky barrier




Saraswat Stanford University

30



Saraswat - EE311/Future Devices

# Optimal $\phi_B$ Schottky Barrier MOSFET

$L_g \sim 20$  nm FETs with Complementary Silicides PtSi PMOS, ErSi NMOS






	PtSi PMOS	ErSi NMOS
Lg	20 nm	15 nm
Tox	4 nm	4 nm
Vg-Vt	1.2 V	1.2 V
Ion	270 $\mu$ A/ $\mu$ m	190 $\mu$ A/ $\mu$ m
Swing	100 mV/dec	150 mV/dec
Ion/off	5E5	1E4
Vt	-0.7 V	-0.1 V



- Metal S/D reduce extrinsic resistance
- Need ultrathin channel, double gate
- Need low barrier technology to ensure high  $I_{on}$

# Variation of the Schottky barrier S factor




Yeo, King, and Hu, J. Appl. Phys., 15 Dec. 2002

Ref: Robertson, MRS March 2005

- High K's are less 'Schottky-like' than SiO<sub>2</sub>. Barrier heights change less than metal workfunction.
- Strong pinning for semiconductors

## Combining New Device Structures with New Materials

We will be here with these innovations



We are here today

- With better injection and transport we may be able to reach closer to the ballistic  $I_{on}$
- With better electrostatics we may be able to minimize  $I_{off}$




Saraswat  
Stanford University


33

Saraswat - EE311/Future Devices


## Seemingly Useful Devices




**Single Electron Transistors (SET)**  
Limited Current Drive  
Cryogenic operation




**Quantum Dot**  
Limited Fan-Out  
Critical dimension control




**Resonant Tunneling Diode**  
Challenging fabrication and process integration



**Spintronics**  
Need high spin injection and long spin coherence time



**Molecular Device**  
Limited thermal stability  
New architectures needed



**Carbon Nanotubes**  
Controlled growth








Saraswat  
Stanford University

34


Saraswat - EE311/Future Devices

# Motivation for Organic FETs

## Low-Cost, Flexible Electronics



# Organic Semiconductors



LSI  
(864 Transistors)

B. Crone, A. Dodabalapur et al.  
Nature **403**, 521 (2000)

All-Printed  
Polymer Circuit  
Z. Bao / Bell Labs



## Applications

- identification tags
- low-end data storage
- smart cards
- emissive displays
- electronic paper
- distributed computing
- toys, clothes, ...


low-cost, lightweight, rugged, flexible electronics

No competition to Si,  
Going where Si can't follow !!

## Next Step : 'Molecular Electronics


### Nanotube Devices / Circuits

(Stanford, IBM, ...)



### Molecular Switches

(HP, Cal Tech, Stanford ...)



Nano-Patterning


Self-Assembly

Molecular Materials

Molecular Electronics


**Molecular-Scale Three-Terminal Devices ?**

## Organic Insulator / Semiconductor Monolayer ( $\sigma - \pi$ SAM)




J. Collet et al., APL **76**, 1339 (2000).

## Self-Assembled Monolayer Molecular FET




•Molecular Length Defines Channel

# Molecular Electronics Interfaced with Silicon Technology




- Molecular mechanical complexes as solid-state switch elements
- Non-traditional patterning techniques to achieve a memory bit (cross-point) density of  $>10^{11}/\text{cm}^2$ .
- Non-linear, voltage response of molecular switches to latch (amplify) and clock signals by coupling a large molecular circuit with very few CMOS-type amplifiers.


## Graphene band structure



## Diversity of SWNTs




## Nanotube Band Structure




Due to curvature, strain, etc.

McEuen et al., *IEEE Trans. Nanotech.*, 1, 78, 2002.

# Band Gap vs. Diameter



# Ballistic Nanotube Transistors



**Growth**



$C_nH_m$   $Fe$   $C_nH_m$

**Catalyst Support**



Dai (Stanford)  
McIntyre (Stanford)  
Gordon (Harvard)  
Lundstrom (Purdue)

**Key Challenge: Low thermal budget controlled growth**


## High Performance CNT N-MOSFETs



Dai/Gordon/Guo Groups





## Ambipolar Schottky S/D Nanotube FETs




### Schottky barrier CNTFET

Heinze et al, "Carbon nanotubes as Schottky barrier transistors", *PRL*, 89, 106801, 2002




$V_G < V_D/2$   
hole conduction



$V_G > V_D/2$   
electron conduction

## Conventional MOS Like Nanotube FETs



Dai group, Stanford

## Theoretical Limits to Scaling


### Thermodynamic limit:

$$E_b \geq k_B \cdot T \cdot \ln 2$$

### Quantum mechanics

$$\Delta x \cdot \Delta p \geq \hbar \implies x_{\min} \text{ (Integration density)}$$

$$\Delta E \cdot \Delta t \geq \hbar \implies \tau \text{ (switching speed)}$$



### Ultimate limit:

- $x_{\min} \sim 1.5 \text{ nm} \implies 5 \cdot 10^3 \text{ transistors/cm}^2$
- Switching speed  $t_{\min} \sim 0.04 \text{ ps} \implies 25 \text{ Tbits/sec}$
- Switching energy  $E_{\text{bit}} = 17 \text{ meV}$
- **Power = 55 nW/bit**

### For densely packed, 100% duty cycle devices

- Total power density =  $4 \cdot 10^6 \text{ W/cm}^2$

### With duty cycle ~1 %, Active transistors ~1 %

- Total power density =  $370 \text{ W/cm}^2$

$$P = \frac{n_{\max} E_{\text{bit}}}{t_{\min}}$$


Source: George Bourianoff, Intel

# Spin Based Switch

Jim Harris et al. (Stanford)

## Charge

$$\Delta E_b(e^-) \sim 1.7 \times 10^{-2} \text{ eV}$$





$$\Delta E(\text{spin}) \ll \Delta E(e^-)$$

After Mark Bohr, (Intel)


## Spin

$$\Delta E(\text{spin}) \sim 8.6 \times 10^{-8} \text{ eV}$$



Single spin state can be detected by measuring if there is any tunneling current.

# New materials



(S. Sze, Based on invited talk at Stanford Univ., Aug. 1999)

Moore's Law increasingly relies on material innovations

# Conclusion: Technology Progression

(After P. Wong)

